Use of Harsh Wafer Probing to Evaluate Various Bond Pad Structures

نویسندگان

  • Stevan Hunter
  • Jose Martinez
  • Cesar Salas
  • Marco Salas
  • Steven Sheffield
  • Jason Schofield
  • Kyle Wilkins
  • Bryce Rasmussen
  • Troy Ruud
  • Vail McBride
چکیده

(This is part 2, continued from “Use of harsh Wafer Probing to Evaluate Traditional Bond Pad Structures”). Goals for circuit under pad (CUP) in aluminum – silicon dioxide (Al – SiO2) based IC pad structures include the design of metal interconnects in all layers beneath the pad Al, and the ability to withstand harsh probing and wirebonding stress without SiO2 cracking, without deforming or bending the interconnects. CUP pad designs having thin pad Al and Cu wirebond represent significant challenges. Previous work showed that the traditional pad designs are not at all robust to cracking, so major improvement in pad structure design is sought. This study uses harsh wafer probing to compare cracking tendencies for various pad structures having slots or holes in the metal sub-layers directly beneath the pad window. The presence of a full sheet of metal in a pad sub-layer will dominate the top SiO2 cracking performance in the pad. A dramatic improvement in robustness to cracking is seen as the metal-top-minus-one (MT(-1)) layer reduces in pattern density. Interaction between cracks and metal pattern is analyzed, and further details regarding the mechanisms of cracking are discussed. Deformation in metal sub-layer features can be prevented or minimized, thus preventing bending of the top SiO2, preventing cracks, increasing the capability for high reliability CUP pads. Robustness to cracking also increases the probing process margin. CUP pad objectives can be achieved even with harsh probing by following pad sub-layer interconnect layout guidelines within the pad window based on these experimental results.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Physically Robust Interconnect Design in CUP Bond Pads

Economic challenges for small size IC design and manufacturing require: reduced die size without adding layers or other costs, bonding with Cu wire instead of Au wire, and maintained or improved reliability. Die size shrinking involves extensive use of circuit under pad (CUP) or bond over active circuitry (BOAC) on IC’s having at least two levels of metal. CUP however, introduces more potential...

متن کامل

Probing wire bond issues for bonding over Cu/low-K dielectric materials

OVERVIEW: The introduction of low-k and ultralow-k dielectric films in copper-interconnect structures presents serious challenges in test, assembly, and packaging of advanced devices. Low-k films support higher circuit speeds and enable smaller feature sizes by increasing the insulation capability around copper interconnects, but compared to previous generations of silicon-dioxide dielectric la...

متن کامل

Fine Pitch Probing, Wirebonding and Reliability of Aluminum Capped Copper Bond Pads

The requirement for improved electrical performance and reduced silicon area has driven Copper to replace Aluminum interconnection as silicon technology is scaled beyond 0.25μm. The frontend change, in turn, pushes the wirebond pad pitch from above 100μm to the 80μm-66μm range. This creates challenges for back-end to probe and wire bond at fine pitch geometry onto a readily oxidized Copper surf...

متن کامل

Design on the Low-Capacitance Bond Pad for High-Frequency I/O Circuits in CMOS Technology

A new structure design of bond pad is proposed to reduce its parasitic capacitance in general CMOS processes without extra process modification. The proposed bond pad is constructed by connecting multilayer metals and inserting additional diffusion layers into the substrate below the metal layers. The metal layers except top metal layer are designed with special patterns, which have smaller are...

متن کامل

Low Cost Wafer Bumping of GaAs Wafers

The microelectronics industry has implemented a significant number of process technologies to accomplish the various packaging and backend operations. These technologies have been successfully implemented at a number of contract manufacturing companies and also licensed to many of the semiconductor manufacturers and foundries. The largest production volumes for these technologies are for silico...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2012